A Novel Latch design for Low Power Applications
نویسندگان
چکیده
منابع مشابه
Low Power Noise Tolerant Latch Design for Adder Application
R.ADITHYA ABSTRACT In this paper an ultra low power and probabilistic based noise tolerant latch is proposed based on Markov Random Field (MRF) theory. The absorption laws and H tree logic combination techniques are used to reduce the circuit complexity of MRF noise tolerant latch. The cross coupled latching mechanism is used at the output of the MRF latch inorder to preserve the noise tolerant...
متن کاملA Novel Low Power Pulsed Latch with Increased Reliability
The maturation in fabrication technologies of semiconductor integrated circuits results in rapidly shrinking technology node and aggressive scaling of voltage causes an increase in the probability of soft errors in advanced CMOS digital logic circuits. Many attempts to mitigate the soft errors ensue in significant cost penalties in terms of area, power and performance. The proposed method inten...
متن کاملA Novel Low Power Pulse- Triggered Flip-Flop Design Based on TSPC Latch in FPGA Technology
In this paperwe presented a novel P-FF design by employing a modified TSPC latch structure incorporating a mixed design style consisting of a pass transistor and a pseudo-nMOS logic. The key idea was to design in various performance aspects provide a signal feed through from input source to the internal node of the latch, which would facilitate extra driving to shorten the transition time and e...
متن کاملDesign of Low Power Efficient CMOS Dynamic Latch Comparator
High performance analog to digital converters (ADC), memory sense amplifiers, and Radio Frequency identification applications, data receivers with less area and power efficient designs has attracted a broad range of dynamic comparators.SAR-ADC is best suited for low power applications where power has a trade-off with speed.Comparator is one of the core components of SAR-ADC that introduces erro...
متن کاملDesign of Low Power Preamplifier Latch Based Comparator
This paper presents a pre-amplifier latch based CMOS comparator design. This design is premeditated to be used as a comparator window. This design is attractive due to its low power dissipation and speed. Preamplifier implies a cascode structure which stabilizes the output voltage and latch with its regenerative feedback which makes comparison fast along with detection of small difference betwe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2012
ISSN: 0975-8887
DOI: 10.5120/4907-7420